A Novel Control Approach For Improved Performance of a High Power Factor Converter Under Supply and Load Perturbations

Deepak Sharma¹, Abdul Hamid Bhat², Aijaz Ahmad³

¹²³Department of Electrical Engineering, National Institute of Technology Srinagar, Kashmir
deepaksmail99@yahoo.com

Abstract—This paper presents a novel control approach for better performance of Three-phase Improved Power Quality Converters with supply and load perturbations. Space vector pulse width modulation algorithm has been used for the control of the Converter. The main goal of space vector PWM is to generate the PWM signals produced by time weights (ta, tb, t0) of the nearest three vectors in the sector in which reference vector lies. The time intervals (ta, tb, t0), determine the duration of the three nearest vectors that compose the switching sequence. The trajectory of reference vector is very important for SVPWM technique to obtain exact switching times of the nearest reference vectors under any perturbation. Due to supply or load perturbation, the trajectory of reference vector gets affected which results in deviating source side and load side parameters much beyond acceptable limits. In the proposed control approach, the space vector trajectory is made either large or small enough in each sector by the proposed algorithm so that the effects of a particular switching vector become prominent and power qualities at the source side and load side can be improved. The proposed control strategy takes into consideration the amount of deviation of Clarke Transformation parameters Vα, Vβ and Iα, Iβ during any perturbation. Accordingly parameters Vα, Vβ are compensated as deviated from original values and line currents are modified in such a way that a required trajectory of the space vector can be generated. The proposed control algorithm retransforms the Clarke Transformation equations. The retransformation of Clarke Transformation generates a trajectory of required shape to vary time weight (ta, tb, t0) of the three nearest vectors to overcome power quality issues for any perturbation. Three-Phase, IPQC system along with proposed control scheme is modeled in MATLAB/Simulink environment. Simulated results are presented to demonstrate the effectiveness of the proposed control technique and displays better performance with nearly unity input power factor, low input current THD and reduced ripple factor of the regulated DC output voltage under disturbed supply, which is regularly encountered in practical environment.

Index Terms—Power Quality, Improved Power Quality Converters, Multilevel Converters, Harmonics Compensation, Unbalanced AC Mains, Disturbed AC mains.

I. INTRODUCTION

Improved Power Quality AC/DC converters offer an attractive alternative for medium and higher power applications because of their various attractive features like better harmonic spectrum, lower di/dt and dv/dt stresses, lower EMI emissions and sometime suitability for operation at higher voltages. Space Vector Pulse Width Modulation (SVPWM) as shown in fig. 1, has more recently been applied to converters because it offers the advantages of improved power quality and better DC-bus voltage utilization compared to sinusoidal PWM technique at same switching frequency. The most common types of power quality problems associated with IPQCs are like voltage sag, voltage swell, unbalanced supply, harmonics distortion, phase angle variations, frequency variations and load perturbation [27, 29]. Harmonic distortion and voltage sag power quality problems are more regularly encountered in practical environment. All these power qualities are defined by IEEE-1159 (1995). Voltage sag is defined as a decrease in rms voltage to between 0.1 to 0.9 of nominal voltage at power frequency for duration of 0.5 cycle to 1 minute. Harmonic distortion is defined as voltage or current waveforms assuming non-sinusoidal shape. In presence of large number of nonlinear loads and their better controlled use, non-conventional power production technologies such as...
Solar and wind power and the various power electronics devices used in the system introduce harmonic voltage/current distortion. Harmonics waveforms correspond to the sum of different sine-waves with different magnitude and phase, having frequencies that are multiples of power-system frequency. Voltage unbalance is defined as voltage variation in a three-phase system in which the three voltage magnitudes are not equal [3,4]. In the literature, limited work has been reported to mitigate the effects of load and supply perturbations on converters. Most related work is based on detection and classification of the unbalanced supply in power system [10-26]. There are some schemes reported in the literature to overcome the problem of unbalanced supply by providing insensitivity towards supply disturbances within certain limited ranges [27-35]. From the literature some work for the protection of sensitive loads Dynamic voltage restorer is used from harmonic distortion, sag/swell, and unbalance in supply voltage economically [30-32]. In [33] authors proposed a novel algorithm based on the dot product of three dimensional space vectors in the abc coordinate system, for real time calculation of the instantaneous positive, negative and zero sequence components for each individual harmonic for compensating fundamental reactive power, selected current harmonics and current unbalances. This method is computationally simple and requires no coordinate transformation. In [34] authors have used concept of multilevel converts for reactive power compensation. In [35] the scheme is based on maintaining circular trajectory of the space vector even under disturbed supply using inverse Clarke Transformation. But no compensation technique is reported for optimising the performance of the converter using SVPWM under power quality problems.

These non-ideal conditions are regularly encountered in practical operating conditions resulting in the deteriorating performance of converter in real time applications. The stable operation of the IPQC under disturbed mains condition is a burning issue and has been a topic of intensive international research. In this paper, an attempt has been made to minimize the effect of source and load perturbations on IPQCs so has to maintain source and load parameters within acceptable limits i.e. nearly unity input power factor, low input current THD and reduced ripple factor of the regulated DC output voltage.

II. MATHEMATICAL MODELING UNDER SUPPLY PERTURBATIONS

Space Vector Pulse Width Modulation scheme for three-phase IPQC is shown in fig 1. Under balanced three phase sinusoidal voltages, Vs is a rotating vector called reference vector, which forms a circular trajectory in shape in the complex (α - β) plane at a constant amplitude with fundamental angular speed. This circular trajectory is sampled instantly in each 60° in order to have 6 active vectors for two level three-phase rectifiers as shown in Fig 2.

There are eight basic space vectors.

\[
V_s = V_a + V_b
\]

where \(V_a\) and \(V_b\) are respectively components of vector \(V_s\) with respect to \(V_1\) (i.e. \(\bar{V}_{001}\)) and \(V_2\) (i.e. \(\bar{V}_{011}\)). For a modulation period or PWM period (\(T_o\)), \(V_a\) and \(V_b\) are generated by applying well defined percentage of \(T_o\) for reference vectors \(V_1\) (i.e. \(\bar{V}_{001}\)) and \(V_2\) (i.e. \(\bar{V}_{011}\)).

\[
V_s = \frac{t_a}{T_o} (V_1 \text{ or } \bar{V}_{001}) + \frac{t_b}{T_o} (V_2 \text{ or } \bar{V}_{011}) + \frac{t_0}{T_o} (V_0/V7 \text{ or } \bar{V}_{000} / \bar{V}_{111})
\]

<table>
<thead>
<tr>
<th>State</th>
<th>Device Conducting</th>
</tr>
</thead>
<tbody>
<tr>
<td>000</td>
<td>T2,T4,T6</td>
</tr>
<tr>
<td>001</td>
<td>T2,T4,T5</td>
</tr>
<tr>
<td>010</td>
<td>T2,T3,T6</td>
</tr>
<tr>
<td>011</td>
<td>T2,T3,T5</td>
</tr>
<tr>
<td>100</td>
<td>T1,T4,T6</td>
</tr>
<tr>
<td>101</td>
<td>T1,T4,T5</td>
</tr>
<tr>
<td>110</td>
<td>T1,T3,T6</td>
</tr>
<tr>
<td>111</td>
<td>T1,T3,T5</td>
</tr>
</tbody>
</table>

Table 1. Three-phase converter switching states.

Space Vector PWM generates PWM signals for the converter by appropriate time weightage of the two reference vectors that in a sector in which space vector (Vs) lies. Assuming the reference vector to be located in “sector 0” as shown in the Fig 2, the reference vector Vs can be expressed by appropriate time weightage of the two reference vectors as,
The effect of distorted supply on equipment such as induction motors, power electronic converters, and adjustable-speed drives (ASD). Power electronic converters and adjustable-speed drives (ASD) are widely used in electric drives. The modulation of the front-end rectifier and DC-link capacitor to convert the AC voltage to a low-voltage DC voltage. As the input rectifier becomes more unbalanced due to the asymmetric voltages, the input current becomes more unbalanced due to the asymmetric currents. The input current must be balanced through the use of adjustable speed drives (ASD). The modulation of the front-end rectifier and DC-link capacitor to convert the AC voltage to a low-voltage DC voltage. The modulation of the front-end rectifier and DC-link capacitor to convert the AC voltage to a low-voltage DC voltage. As the input rectifier becomes more unbalanced due to the asymmetric voltages, the input current becomes more unbalanced due to the asymmetric currents. The input current must be balanced through the use of adjustable speed drives (ASD). The modulation of the front-end rectifier and DC-link capacitor to convert the AC voltage to a low-voltage DC voltage. The modulation of the front-end rectifier and DC-link capacitor to convert the AC voltage to a low-voltage DC voltage. As the input rectifier becomes more unbalanced due to the asymmetric voltages, the input current becomes more unbalanced due to the asymmetric currents. The input current must be balanced through the use of adjustable speed drives (ASD). The modulation of the front-end rectifier and DC-link capacitor to convert the AC voltage to a low-voltage DC voltage. The modulation of the front-end rectifier and DC-link capacitor to convert the AC voltage to a low-voltage DC voltage. As the input rectifier becomes more unbalanced due to the asymmetric voltages, the input current becomes more unbalanced due to the asymmetric currents. The input current must be balanced through the use of adjustable speed drives (ASD). The modulation of the front-end rectifier and DC-link capacitor to convert the AC voltage to a low-voltage DC voltage. The modulation of the front-end rectifier and DC-link capacitor to convert the AC voltage to a low-voltage DC voltage. As the input rectifier becomes more unbalanced due to the asymmetric voltages, the input current becomes more unbalanced due to the asymmetric currents. The input current must be balanced through the use of adjustable speed drives (ASD). The modulation of the front-end rectifier and DC-link capacitor to convert the AC voltage to a low-voltage DC voltage. The modulation of the front-end rectifier and DC-link capacitor to convert the AC voltage to a low-voltage DC voltage. As the input rectifier becomes more unbalanced due to the asymmetric voltages, the input current becomes more unbalanced due to the asymmetric currents. The input current must be balanced through the use of adjustable speed drives (ASD). The modulation of the front-end rectifier and DC-link capacitor to convert the AC voltage to a low-voltage DC voltage. The modulation of the front-end rectifier and DC-link capacitor to convert the AC voltage to a low-voltage DC voltage. As the input rectifier becomes more unbalanced due to the asymmetric voltages, the input current becomes more unbalanced due to the asymmetric currents. The input current must be balanced through the use of adjustable speed drives (ASD). The modulation of the front-end rectifier and DC-link capacitor to convert the AC voltage to a low-voltage DC voltage. The modulation of the front-end rectifier and DC-link capacitor to convert the AC voltage to a low-voltage DC voltage. As the input rectifier becomes more unbalanced due to the asymmetric voltages, the input current becomes more unbalanced due to the asymmetric currents. The input current must be balanced through the use of adjustable speed drives (ASD). The modulation of the front-end rectifier and DC-link capacitor to convert the AC voltage to a low-voltage DC voltage. The modulation of the front-end rectifier and DC-link capacitor to convert the AC voltage to a low-voltage DC voltage. As the input rectifier becomes more unbalanced due to the asymmetric voltages, the input current becomes more unbalanced due to the asymmetric currents. The input current must be balanced through the use of adjustable speed drives (ASD). The modulation of the front-end rectifier and DC-link capacitor to convert the AC voltage to a low-voltage DC voltage. The modulation of the front-end rectifier and DC-link capacitor to convert the AC voltage to a low-voltage DC voltage. As the input rectifier becomes more unbalanced due to the asymmetric voltages, the input current becomes more unbalanced due to the asymmetric currents. The input current must be balanced through the use of adjustable speed drives (ASD). The modulation of the front-end rectifier and DC-link capacitor to convert the AC voltage to a low-voltage DC voltage. The modulation of the front-end rectifier and DC-link capacitor to convert the AC voltage to a low-voltage DC voltage. As the input rectifier becomes more unbalanced due to the asymmetric voltages, the input current becomes more unbalanced due to the asymmetric currents. The input current must be balanced through the use of adjustable speed drives (ASD). The modulation of the front-end rectifier and DC-link capacitor to convert the AC voltage to a low-voltage DC voltage. The modulation of the front-end rectifier and DC-link capacitor to convert the AC voltage to a low-voltage DC voltage. As the input rectifier becomes more unbalanced due to the asymmetric voltages, the input current becomes more unbalanced due to the asymmetric currents. The input current must be balanced through the use of adjustable speed drives (ASD). The modulation of the front-end rectifier and DC-link capacitor to convert the AC voltage to a low-voltage DC voltage. The modulation of the front-end rectifier and DC-link capacitor to convert the AC voltage to a low-voltage DC voltage. As the input rectifier becomes more unbalanced due to the asymmetric voltages, the input current becomes more unbalanced due to the asymmetric currents. The input current must be balanced through the use of adjustable speed drives (ASD). The modulation of the front-end rectifier and DC-link capacitor to convert the AC voltage to a low-voltage DC voltage. The modulation of the front-end rectifier and DC-link capacitor to convert the AC voltage to a low-voltage DC voltage.

Three-phase input supply having phase imbalance can be expressed as

\[
V_{a} = V_{a0} + a V_{m} \sin(\omega t + \alpha_a)
\]

and

\[
V_{b} = \frac{2}{3} V_{a} \sin \left(\frac{\pi}{3}\right) = V_{b0} + a V_{m} \sin \left(\frac{\pi}{3} + \alpha_b\right)
\]

or reference angle \(\alpha\) and modulation

\[
V_{c} = \frac{1}{2} V_{r} - V_{a} \sin \left(\frac{\pi}{6}\right) = V_{c0} + a V_{m} \sin \left(\frac{\pi}{6} + \alpha_c\right)
\]

Applying trigonometric identities

\[
\sin(a + b) = \sin a \cos b + \cos a \sin b
\]

Substituting the values of \(V_{a0}\), \(V_{m}\), and \(\alpha\) in equations (5) it is possible to calculate \(a\) and \(m\) for any sector (i.e., with respect to vector reference angle \(\alpha\) and modulation index \(m\) = \(V_{m}/V_{a0}\).
\[ x_1(t) = K \sin(wt + \phi_1) \]
\[ x_2(t) = K \sin(wt - \phi_2) \]
\[ x_3(t) = K \sin(wt) \]

where \( k \) are the phase voltage magnitude terms and \( \phi_1, \phi_2 \) can have any value range from +120 to -120. Considering IPQC as a symmetrical third-order transfer function

\[ h(t) = a_0 + a_1 x_1(t) + a_2 x_2(t) + a_3 x_3(t) \]

where, \( a_0, a_1, a_2, a_3 \) represents a third-order system, then

\[ y(t) = a_1 \left[ x_1(t) - x_2(t) - x_3(t) \right] + a_2 \left[ x_1^2(t) - x_2^2(t) - x_3^2(t) \right] \]
\[ + a_3 \left[ x_1^3(t) - x_2^3(t) - x_3^3(t) \right] \]

\[ a_1 \left[ K \sin(wt + \phi_1) - K \sin(wt - \phi_2) - K \sin(wt) \right] = \]
\[ = Ka_1 \left[ \sin(\cos(\phi_1 - \phi_2)) + \cos(wt \sin(\phi_1 + \sin(\phi_2)) - \sin(wt) \right] \]
\[ a_2 \left[ x_1^2(t) - x_2^2(t) - x_3^2(t) \right] \]

\[ = a_2 \left[ K^2 \sin^2(wt + \phi_1) - K^2 \sin^2(wt - \phi_2) - K^2 \sin^2(wt) \right] \]
\[ = a_2 K^2 \left[ \sin^2(wt + \phi_1) - \sin^2(wt - \phi_2) - \sin^2(wt) \right] \]

but \( \sin^2 wt = \frac{1}{2} \cos 2wt \)

\[ a_2 K^2 \left[ -\frac{1}{2} \cos 2wt + \frac{1}{2} \cos 2wt \right] + \]
\[ + k^3 \left[ \sin wt \cos \phi_1 + \cos wt \sin \phi_1 - \sin 3wt \cos \phi_1 - \cos 3wt \sin \phi_1 \right] \]
\[ - \sin 3wt \cos \phi_1 - \cos 3wt \sin \phi_1 - \sin 3wt \cos \phi_1 + \cos 3wt \sin \phi_1 \]
\[ - \sin 3wt \cos \phi_1 + \cos 3wt \sin \phi_1 - \sin 3wt \cos \phi_1 + \cos 3wt \sin \phi_1 \]

(30)

From Equation (33), the \( n^{th} \) order of harmonic amplitude is proportional to the \( n^{th} \) magnitude of \( k(\text{phase voltage}) \), i.e. \( n^{th} \) harmonic \( \propto k^n \)

(32)

Equation (31) shows that the \( n^{th} \)-harmonic is severely affected by phase imbalance. From equations (14) and (31), we conclude that that the \( n^{th} \) order of harmonic is more severely affected by phase imbalance than by magnitude imbalance. For phase imbalance, even and odd harmonic are proportional to the \( n^{th} \) multiplication of phase voltage \( k \), while for magnitude imbalance, the \( n^{th} \) order of the harmonic is proportional to the difference of the squares of \( k_1 \) and \( k_2 \). (phase voltage difference).

III. PROPOSED CONTROL ALGORITHM

To overcome power quality issue for supply and load perturbation, new technique is proposed to generate exact switching time weights \((t_{o_1}, t_{o_2}, t_{o_3})\), which determine the duration of the three vectors that compose the switching sequence for any supply conditions but keeping the sampling times same for each sector. The proposed algorithm retransforms the Clarke Transformation. The detailed working of the proposed algorithm is as shown in fig.4. The proposed algorithm is based on retransformation of Clarke Transformation. Retransformed Clarke Transformation is used to form a required reference space vector trajectory for any perturbations to maintain power quality at the source side and as well as load side. The required trajectory shape of the reference vector is needed to change the duty ratio by varying the time weights \((t_{o_1}, t_{o_2}, t_{o_3})\) of the nearest three vectors in the sector in which reference vector lies. This action will overcome power quality issues under supply and load perturbation.
Formation of required trajectory of reference vector

The change in the supply conditions affects the magnitude of \( V_a', V_b', V_c' \) of Clarke Transformation which further affects the rotating frame of reference (d-q) components, which are responsible for the formation of reference rotating space vector. Fig. 4b depicts the change in the magnitude of the \( V_a \) and \( V_b \) under disturbed supply condition.

Due to change in \( V_a, V_b \) and \( I_a, I_b \) of Clarke Transformation, reference vector trajectory changes from circular to irregular circular. In other words, if the magnitude of the reference is different in each sector, it will affect the duty ratios of nearest three vectors due to change in \( t_a, t_b, t_c \). At the same time, it keeps the total sum of the duty ratios in the each sector same (i.e. \( t_a + t_b + t_c = \text{constant value} \)). Therefore, duty ratio in each sector will either be increased or decreased unsymmetrically which results in deterioration of quality of source currents and a large stress on power semiconductor devices. But under disturbed supply conditions, if the switching ratio of switching state is changed in some symmetrical ways depending upon the required duty ratio of \( t_a, t_b, t_c \), then improved power quality at the source side and load side can be achieved.

III a). Computation of the compensation in voltage vector of Clarke Transformation

The function of the block 1 is to nullify the effect on voltage vector of Clarke Transformation caused by disturbed supply conditions (unbalanced voltage or injected harmonics).

Under disturbed supply conditions,

\[
V' = V_a + j V_b + V_c \tag{35}
\]

where \( V_a', V_b', V_c' \) are the actual disturbed supply fed to the converter.

From equation (39), adding or subtracting the compensating value of \( V_a \) and \( V_b \) with scaling factors in proportion to change in the magnitudes of the \( V_a, V_b \) results in nullifying the effect on \( V_a, V_b \) of the Clarke Transformation as given in equation (40), such that \( V' \) is made equal to \( V \). This compensation value is generated in the block 1 of the proposed control technique.

\[
\begin{align*}
\begin{bmatrix}
v_a' \\
v_b' \\
v_c'
\end{bmatrix} &= \begin{bmatrix}
1 & 1 & 1 \\
\frac{1}{\sqrt{3}} & \frac{1}{\sqrt{3}} & -\frac{2}{\sqrt{3}} \\
0 & \frac{2}{\sqrt{3}} & -\frac{1}{\sqrt{3}}
\end{bmatrix}
\begin{bmatrix}
v_a \\\nv_b \\
v_c
\end{bmatrix} \tag{40}
\end{align*}
\]

The compensating values for \( n_a, n_b \) can be calculated in proportion to any change in the supply. These proportional values are formulated by,

\[
\text{Compensated value can be formulated as } n_a, n_b = \text{Constant value (under balance condition)} \times \text{multiplying factor} \pm \text{difference in input signal}. \tag{41}
\]

With the evolution of new values for \( n_a, n_b \), voltage vector of Clark Transformation will Retransform the Clark Transformation (28) to absorb any change in \( V_a, V_b \).

\[
\begin{align*}
\begin{bmatrix}
v_a' \\
v_b' \\
v_c'
\end{bmatrix} &= \begin{bmatrix}
1 & 1 & 1 \\
\frac{1}{\sqrt{3}} & \frac{1}{\sqrt{3}} & -\frac{2}{\sqrt{3}} \\
0 & \frac{2}{\sqrt{3}} & -\frac{1}{\sqrt{3}}
\end{bmatrix}
\begin{bmatrix}
v_a \\
v_b \\
v_c
\end{bmatrix} \tag{42}
\end{align*}
\]

now we have,

\[
V = L \cdot \frac{\Delta I}{\Delta T} \tag{43}
\]

The next step is to form a required trajectory of the reference current from retransformation of current vector of Clark Transformation. The detailed working is defined in block 2.

III b). Generating of required trajectory of reference vector

The function of this block 2 is to generate a trajectory according to the required duty ratio for \( T_a, T_b, T_c \),

\[
\Delta I = I' \cdot \text{Change in the line currents.} \tag{44}
\]

\[
\Delta I = \Delta T_a = \Delta T_b = \Delta T_c \tag{45}
\]

where, \( \Delta I \) is same duty ratio, but formed by new magnitudes of \( T_a, T_b, T_c \). The function of block 3 is to generate a trajectory according to the required duty ratio for \( T_a, T_b, T_c \),

\[
\Delta I = I' \cdot \text{Change in the line currents.} \tag{44}
\]

\[
\Delta I = \Delta T_a = \Delta T_b = \Delta T_c \tag{45}
\]

Equation (45) represents current error vector formed due to difference in each line current magnitude. This difference is due to non uniform conduction of the devices (i.e. irregular shape of the trajectory). If each line current error \( (\Delta I_a, \Delta I_b, \Delta I_c) \) is computed separately so that a required regulated trajectory can be formulated to compensate generated reactive power, minimized current error vector is resulted and better power quality can be achieved at the source side and load side. The error computed will form a required space vector trajectory, so as to have new duty cycle in each sector with same sampling time. The change of duty cycle will help to attain lag angle between the supply voltage vector and reference current vector to compensate reactive power.
generated under disturbed supply conditions. Each line current error is computed in the block (2) of the proposed control technique. Now, ΔI= Current error vector (ΔIa, ΔIb, ΔIc) is formed due to difference in line currents. Each line currents error (ΔIa, ΔIb, ΔIc) is computed by the following equations

\[\Delta I_a = \Delta I_a W_a + W_i \]
\[\Delta I_b = \Delta I_b W_b + W_i \]
\[\Delta I_c = \Delta I_c W_c + W_i \] (46)

where, Wi= empirical initial weight adjusted during balanced supply conditions and \( W_a, W_b, W_c \) are proportional values formulated as,

\[ \text{Estimation of weight (Wa,Wb,Wc) Initial weight (at balanced condition)} \pm \text{Error between the line currents} \] (47)

The conventional Clarke Transformation as given in equation in (48). It is retransformed after computing each line current error (ΔIa, ΔIb, ΔIc) as given in the equation (49) to generate a trajectory according to the required duty ratio for Ta, Tb, To.

\[ \begin{bmatrix} I_a \\ I_b \\ I_c \end{bmatrix} = \text{b(a,b,c)} \begin{bmatrix} 1 & -1 & 0 \\ -\frac{1}{2} & \frac{\sqrt{3}}{2} & -\frac{\sqrt{3}}{2} \\ 0 & -\frac{1}{2} & \frac{\sqrt{3}}{2} \end{bmatrix} \begin{bmatrix} \Delta I_a \\ \Delta I_b \\ \Delta I_c \end{bmatrix} \] (48)

After applying both steps of the proposed algorithm, the magnitude of the reference vector is given by,

\[ V_r = V_s \left( \frac{T_a}{\Delta T} \frac{\Delta I_a}{\Delta I} \right) + V_s \left( \frac{T_b}{\Delta T} \frac{\Delta I_b}{\Delta I} \right) + V_s \left( \frac{T_c}{\Delta T} \frac{\Delta I_c}{\Delta I} \right) \] (50)

Since, \( V_s = MV_{dc} \)

\[ M = \frac{V_s}{V_{dc}} \] (52)

where \( M \) is the modulation index and \( V_{dc} \) is the desired constant dc voltage.

Since modulation index is varied in each region, \( \Delta T_a, \Delta T_b \) and \( \Delta T_c \) will be different from the previous region resulting in the stable working of the converter.

IV. PERFORMANCE EVALUATION

The performance of traditionally controlled IPQC and IPQC with the proposed control algorithm under unbalanced conditions is evaluated using MATLAB/Simulink and SimPowerSystem environment. For Three-phase, bidirectional rectifier, the system parameters are: Peak Input Phase Voltage =155.6 V, 50Hz. Boost inductance = 1mH, Operating frequency is 5 KHz. The desired DC-link voltage of the proposed rectifier is set at 400 V.

IV a) Performance Evaluation for Unbalanced Mains

This technique is analyzed even under more unbalanced conditions as multiple case study. The controller is tested by introducing voltage magnitude unbalance of peak input phase voltage 40 V in phase C and peak input phase voltage 155.6 V in phases A and B. Comparative results from fig. 5 reveal that under unbalanced mains condition, there is low input power factor, high input current THD without proposed controller. With proposed controller, the maximum THD of the source current is reduced to just 4.86% from 8.56%, which is well within acceptable limits. Further with the proposed algorithm, there is no reduction in DC bus voltage and ripple content is negligible. This algorithm is also analyzed by introducing voltage magnitude unbalance of peak input phase voltage 70 V in phase B and peak input phase voltage 155.6 V in phases, A and C. Comparative results from fig. 6 reveal low input power factor, high input current THD without proposed algorithm. With proposed algorithm, the maximum THD of the source current is reduced to just 3.04% from 5.75% and at the same time has unity input power factor with well-regulated DC bus voltage and negligible ripple content.

This controller is tested by introducing voltage magnitude unbalance of peak input phase voltage 50 V in phase C and peak input phase voltage 155.6 V in phases A and B. Comparative results from fig. 7. Results reveal that under such conditions in conventional converter, there is low input power factor, high input current THD. With proposed controller, the maximum THD of the source current is reduced to just 4.29% from 7.52%. Moreover with the proposed algorithm, there is no reduction in DC bus voltage and ripple content is negligible. At time t=0.5 second, the controller is tested for unbalanced sag in all phases by introducing voltage magnitude unbalance of peak input phase voltage 90 V in phase A, peak input phase voltage 110 V in phase B and peak input phase voltage 120 V in phase C. Simulations for unbalanced sag without controller and with controller are carried out. Results from fig. 8 reveal that under unbalanced mains condition, there is low input power factor, high input current THD without proposed controller. With proposed controller, the maximum THD of the source currents Ia, Ib, Ic is reduced to just 2.96% from 8.19% which is well within acceptable limits and makes the converter almost free of harmonics pollution.

The implementation of proposed technique, even under unbalanced mains condition, IPQC works in same manner as that for balanced mains conditions having unity input power factor, low input current THD, with balanced currents drawn by rectifier and regulated DC output voltage and reduced ripple content of output voltage.
Fig. 5 Waveforms for IPQC with conventional controller and with proposed controller for sag in phase ‘A’

5(a) Three-phase voltages with sag in phase A without proposed algorithm
(b) Three-phase unbalanced currents drawn by rectifier.
(c) High THD of source currents Ia, Ib, Ic.
(d) Source voltage & current for phase ‘A’ with low input power factor.
(e) High ripple and dip in DC-bus voltage.
(f) Three-phase balanced currents drawn by rectifier with proposed control algorithm
(g) THD of source currents Ia, Ib, Ic.
(h) Source voltage & current for phase ‘A’ with near unity supply power factor
(i) Regulated and reduced-rippled DC bus voltage.
Fig. 6 Waveforms for IPQC with conventional controller and with proposed controller for sag in phase ‘B’

(a) Three-phase voltages with sag in phase B without rectifier proposed algorithm
(b) Three-phase unbalanced currents drawn by rectifier.
(c) High THD of source currents Ia, Ib, Ic.
(d) Source voltage & current for phase ‘A’ with low input power factor.
(e) High ripple and dip in DC-bus voltage.
(f) Three-phase balanced currents drawn by with proposed control algorithm
(g) THD of source currents Ia, Ib, Ic.
(h) Source voltage & current for phase ‘A’ with near unity supply power factor
(i) Regulated and reduced-rippled DC bus voltage.
Fig. 7 Waveforms for IPQC with conventional controller and with proposed controller for sag in phase ‘C’

(a) Three-phase voltages with sag in phase C without proposed algorithm
(b) Three-phase unbalanced currents drawn by rectifier.
(c) High THD of source currents Ia, Ib, Ic.
(d) Source voltage & current for phase ‘A’ with low input power factor.
(e) High ripple and dip in DC-bus voltage.

(f) Three-phase balanced currents drawn by rectifier with proposed control algorithm
(g) THD of source currents Ia, Ib, Ic.
(h) Source voltage & current for phase ‘A’ with near unity supply power factor
(i) Regulated and reduced-ripped DC bus voltage.
Fig. 8 Waveforms for IPQC with conventional controller and with proposed controller for unbalanced phase voltages.

(a) Three-phase voltages with unbalance introduced at t=0.5sec without proposed algorithm

(b) Three-phase unbalanced currents drawn by rectifier.

(c) High THD of source currents Ia, Ib, Ic.

(d) Source voltage & current for phase ‘a’, with low input supply power factor.

(e) High ripple and dip in DC-bus voltage

(f) Three-phase balanced currents drawn by rectifier with proposed algorithm

(g) THD of source currents Ia, Ib, Ic.

(h) Source voltage & current for phase ‘a’, with near unity supply power factor

(i) Regulated and reduced-rippled DC bus voltage.
IVb) Performance Evaluation under Harmonics Distortion.

The controller is tested by introducing harmonics up to 9th order, rest all parameters are same as rated. Fig. 9a) shows three-phase supply voltages with injected harmonics up to 9th order, Fig.9f) Shows source voltage & current for phase ‘A’ with proposed control algorithm which depicts nearly supply power factor, Fig.9g) depicts three-phase balanced currents drawn by rectifier, Fig.9h) shows the harmonic spectrum of input current. The harmonic input current waveform shows %THD(Ia)=4.68%, %THD(Ib)=4.88%, %THD(Ic)=4.78%, which is well within acceptable limits. Fig.9i) shows regulated and reduced–rippled DC-bus voltage with proposed controller.

Fig.9 Waveforms for IPQC with conventional controller and with proposed controller for injected harmonics

- Fig:9(a) Injected harmonics upto 9th order in all phases without proposed controller
- (b) Three-phase unbalanced currents drawn by rectifier.
- (c) High THD of source currents Ia, Ib, Ic.
- (d) Source voltage & current for phase ‘a’, with low input supply power factor.
- (e) High ripple and dip in DC-bus voltage
- (f) Three-phase balanced currents drawn by rectifier with proposed controller
- (g) THD of source currents Ia, Ib, Ic.
- (h) Source voltage & current for phase ‘a’, with near unity supply power factor
- (i) Regulated and reduced-rippled DC bus voltage
**IV c) Performance Evaluation by introducing both Harmonics and Sag in AC Mains.**

The controller is also tested by introducing harmonics upto 9th order in all phases and a sag of 90 volts (45% sag) in phase A only, rest all parameters are same as rated. Fig. 10a) shows a three-phase voltage with injected harmonics upto 9th order in all phases and with 45% sag in phase ‘A’ i.e. 90 volts. Fig. 10b) shows source voltage & current for phase ‘A’ after the implementation of proposed control algorithm which shows nearly unity input power factor. Fig. 10 c) shows the THD of source currents Ia, Ib, Ic without proposed controller which is 9.10 %, 7.24 %, 7.24% respectively. Fig. 10e) depicts the THD of source currents Ia, Ib, Ic with proposed controller which is 4.81 %, 4.88 %, 4.85% respectively. It is well within acceptable limits and makes the converter almost free of harmonics pollution. Fig. 10 d) shows unregulated DC bus voltage with high ripple content without proposed algorithm. Fig. 10f) shows well-regulated and reduced–rippled DC bus voltage with proposed algorithm.

**Fig. 10 Waveforms for IPQC with conventional controller and with proposed controller for injected harmonics and sag**

![Waveforms for IPQC with conventional controller and with proposed controller for injected harmonics and sag](image-url)
**IV d) Performance Evolution under Phase Angle Deviations**

With the proposed algorithm, the controller is tested by introducing phase difference between phases, rest all parameters are same as rated. Phase B is taken at $-90^\circ$ and phase C is taken at $+90^\circ$. Fig. 11(a) shows three-phase supply voltages displaced in phase angles. Fig. 11(b) shows three-phase line currents without proposed controller. Fig. 11(c) shows the harmonic spectrum of input currents without proposed controller which is for $I_a=6.58\%$, $I_b=5.93\%$, $I_c=7.2\%$. Fig. 11(d) shows three-phase line currents with proposed controller. Fig. (e) shows the harmonic spectrum of input currents with proposed controller which is for $I_a=4.75\%$, $I_b=4.87\%$, $I_c=4.89\%$ respectively which are well within acceptable limits. Fig 11(f) shows high ripple and dip in DC bus voltage without proposed controller and Fig. 11 (g) shows well-regulated and reduced-rippled DC bus voltage with proposed controller.

*Fig.11 Waveforms for IPQC with conventional controller and with proposed controller for Phase Angle Deviations*

---

**IV e) Performance Evaluation under Load Perturbation**

The controller is tested by introducing load perturbation from 40 A to 66.66 A (step increase in load) at $t=0.7$ sec. and from 40 A to 25 A (step decrease in load) at $t=1.2$ sec. with rated source voltage and current. Fig. 12 a) shows load voltage and load current waveforms for step increase and step decrease in load without proposed controller. The waveforms shows high ripple and dip in DC-bus voltage. Fig. 12 b) shows load voltage and load current waveforms for step increase and step decrease in load with proposed controller.
controller. It shows less ripple with regulated DC-bus voltage. There in very small undershoot and overshoot in load voltage and load voltage settles at reference value very quickly. Fig.12 c) shows source voltage and current for phase ‘A’ with proposed controller. After the implementation of proposed control algorithm which shows nearly unity input power factor.

Fig.12 Waveforms for IPQC with conventional controller and with proposed controller for Load Perturbation

(a) Waveform for load perturbation for step increase in load and step decrease in load without proposed controller
(b) Waveform for load perturbation for step increase in load and step decrease in load with proposed controller
(c) Source Voltage and line current for phase ‘A’ with proposed controller.
(d) THD of source currents Ia, Ib, Ic with proposed controller.

V. CONCLUSION

The proposed scheme based on Clarke retransformation provides compensation for supply and load perturbations, which are practically encountered in real power systems. Instead of insensitivity to it which has been the basis of most of the control schemes reported in the literature, the improved performance of rectifier is well established by the simulation results under different load as well as supply conditions. Simulation results are explored using Matlab/Simulink software. Relevant figures and graphs have been shown to understand the conclusive results for the simulation model. The source current harmonics are compensated very effectively by using the proposed technique and also at the same time maintaining unity input power.
factor, low input current THD and regulated DC output voltage. The proposed control algorithm proves to be very effective in addressing the supply and load perturbations faced in real time.

VI. REFERENCES


