AN ZIG-ZAG CONCATENATED DOUBLE RUNG H-BRIDGES BASED MULTILEVEL VOLTAGE SOURCE INVERTER STRUCTURE

S.EDWIN JOSE S.TITUS
Rajas Engineering College, Vadakkankulam, India, M.A.M. College of Engineering, Siruguanoor, India
+91-9442267948, syedwinjose@yahoo.com, drs.titus@gmail.com

Abstract: These instructions give this paper suggests a newer multilevel inverter (MLI) with lesser number of switches (hence gate drivers) and active devices in conduction path. The key philosophy imbibes that the structure constituted using series connected twin sourced half bridge power modules. Each power module composed of two isolated dc sources/capacitors and six switches. The proposed topology makes use of few modules with reduced number of components for a specific level of output voltage as compared to cascaded H-Bridge inverter. The proposed Zig-Zag Concatenated Double Rung H-Bridges Based MLI (ZCDRHBMLI) is thoroughly investigated in MATLAB/Simulink based simulation and the performance adequately validated through experimental results. Thus, this contribution clues the emergence of a new variety of MLIs and brings a different dimension in power control applications.

Key words: Component reduced multilevel inverter (MLI), Zig-Zag Concatenated Double Rung H-Bridges Based MLI (ZCDRHBMLI), Pulse Width Modulation (PWM)

1. Introduction.

For the medium and high voltage/power control, the structures to handle more voltage with smaller devices and synthesize high quality output are imperative. The power converter structures like multi-pulse rectifiers, multilevel inverters (MLIs), interleaved dc-dc converters stand in such a list. MLIs have embarked in the dc-ac conversion family as a winsome alternative in the medium-voltage energy control. Contemporary industries demands high power systems and the rating surpassed the megawatt level. Today, even the adjustable speed ac drives in the megawatt range need to be attached to the medium-voltage network. Ostensibly, it is impasse to connect the available semiconductor power switches directly to medium voltage grids. The solution this problem has already been provided by the family of MLIs, which has capability to work with higher voltage levels [1]-[2]. MLIs collude an array such switches of lower rating and capacitor voltage sources and generate output voltages of stepped fashion. The working combination of the switches enlivens the addition of the capacitor voltages, which enable the output to reach high value, while the individual power switches require enduring only reduced voltages. Addition of more number of levels (through more capacitor/separate voltage sources) will urge the output voltage with more steps and it will result in reduced harmonic distortion. Eventually, a distortion free (pure sinusoidal) output wave can be achieved by an infinite number of levels. Conversely, a high number of levels augments the control intricacy and brings in voltage imbalance problems. The number of the double voltage levels is fairly restricted not only because of voltage unbalance issues but also due to voltage clamping requirement, gating pulse segregation, circuit layout and packing constraints.

There has been an incessant effort to device topologies with reduced component count and also to have topology specific pulse width modulation (PWM) strategies. There are different circuit arrangements (topologies) to achieve a specific number of levels of output. Three different basic topologies of MLIs have been proposed, initially, and being used in various applications: diode-clamped (neutral-clamped) [3]; capacitor-clamped (flying capacitors) [1], [4]; and cascaded H-bridge (CHB) with separate dc sources (SDCs) [1], [5]. The field applications comprise use in laminators, mills, conveyors, pumps, fans, blowers, compressors, static VAR compensators, photovoltaic systems and so on [6-11]. The first work on the CHB was materialized in 1975 with a format that connects separately dc-sourced full-bridge cells in series to synthesize a staircase ac output voltage [12]. By exploiting the CHB inverter, with diodes blocking the sources, the diode-clamped MLI was then originated; the circuit topology succeeded in the 1980s. Later, a category of MLIs based on a multilevel dc link (MLDCL) and a basic H-bridge inverter has been proposed to eliminate roughly half the number of switches, their gate drivers, clamping diodes, and capacitors by Gui-Jia Su [13]. This MLDCL has enjoyed the options with the diode-clamped phase leg, flying capacitor phase leg and cascaded half bridge cells.

A MLI topology founded on a H-bridge structure with four switches united to the dc-link has been archived [14]. The required pulse width modulation (PWM) has been devised from the sun-harmonic PWM (SHPWM) method. Using the basic principle of the variant of SHPWM, POD (phase opposition disposition) modulation method, a newer PWM method which necessitates only one carrier signal has been hinted. The switching sequence to...
balance the capacitor voltage has also been deemed. The primary aim of the proposed topology is minimizing the number of components used and hence the size, require number of gate drivers etc. A host of multilevel (ML) converters based on the ML clamping principle has been introduced. With this principle, a ML clamping module conveys supplementary levels for synthesizing the output waveforms of a diode-clamped MLI dc-ac power converter. The fundamental building block of the ML clamping scheme is the ML clamping cell, which is composed of a pair of dc sources associated with one single-pole/triple-throw type of switch arrangement. The number of series-connected ML-clamping cells will situate the number of levels of the synthesized waveform [15]. Three different MLDCL MLIs have been designed with basic H-bridge to wane the number of switches. The MLDCL structure can be any one amid diode clamped, flying capacitor and cascaded structures. A superior five-level modular multilevel-clamped composited multilevel converter (5L-M-MC5) has been devised to retract the total harmonic distortion (THD) of the line-to-line voltage and to a bridge the circuit structure [16].

In this paper, a new MLI with reduced number of switches, gate driver units and devices in conduction path is proposed. The key philosophy imbies that the structure constituted using series connected twin sourced half bridge power modules. Each power module composed of two isolated dc sources/capacitors and six switches. The proposed, Zig-Zag Concatenated Double Rung H-Bridges Based MLI (ZCDRHBMLI), topology makes use of few modules with reduced number of components for a specific level of output voltage as compared to CHB inverter.

2. Proposed ZCDRHBMLI Topology

The generalized structure of the proposed ZCDRHBMLI is pictured in Fig. 1, which is constructed using series connection of several twin sourced half bridge power modules. Each power module in this topology includes six power switches, two lesser than the usual cascaded H-bridge MLI with eight power switches that radically reduces the power circuit intricacy and simplifies modulator circuit design and accomplishment. The proposed topology utilizes ‘n’ number of voltage sources (V1, V2...Vn) and the (n+3) number of switches (S1, S2...Sn+2, Sn+3) which are complementary to the switches (S1’, S2’...Sn+2’, Sn+3’) in order to avoid interlocking problems. This topology is modular and can be increased to produce higher levels by connecting ‘k’ modules, where ‘k’ is the number of modules. The topology is free from voltage balancing problems due to isolated voltage sources. Each power module is capable of producing five level (+2Vdc, +Vdc, 0, -Vdc, -2Vdc) in the output voltage. Figs. 2 to 5 depict the operating modes to extract different levels of output voltage. As seen from Figs. 2 and 4, the switches (S1, S2’, S4, Sn’, S7) and (S1, S1’, S3, Sn’, S7) are turned on to produce +Vdc and +3Vdc in the nine level inverter. The relation between power modules (k) and number of dc sources (n) is given by n= (2×k). The number of levels (m) appeared in the output voltage, number of switching devices and devices in the conduction path are [(4×k)+1], [(6×k)+2] and [(2×k)+1] respectively. The details in Table 1 establish the number of power components entailed between the proposed and conventional topologies.
Fig. 2 Operating mode - ($\pm V_{dc}$)

Fig. 3 Operating mode - ($\pm 2V_{dc}$)

Fig. 4 Operating mode - ($\pm 3V_{dc}$)

Fig. 5 Operating mode - ($\pm 4V_{dc}$)
Table 1 Component Comparison of various MLI Topologies

<table>
<thead>
<tr>
<th>Topology</th>
<th>Main switches</th>
<th>Main diodes</th>
<th>Gate drivers</th>
<th>Clamping diodes</th>
<th>Flying capacitors</th>
<th>De-link capacitors</th>
<th>Total Component Count</th>
</tr>
</thead>
<tbody>
<tr>
<td>CHBMLI</td>
<td>2(m-1)</td>
<td>2(m-1)</td>
<td>2(m-1)</td>
<td>-</td>
<td>-</td>
<td>(m-1)/2</td>
<td>13(m-1)/2</td>
</tr>
<tr>
<td>Diode clamped</td>
<td>2(m-1)</td>
<td>2(m-1)</td>
<td>2(m-1)</td>
<td>2(m-3)</td>
<td>-</td>
<td>(m-1)/2</td>
<td>(17m-25)/2</td>
</tr>
<tr>
<td>Capacitor clamped</td>
<td>2(m-1)</td>
<td>2(m-1)</td>
<td>2(m-1)</td>
<td>-</td>
<td>(m-3)</td>
<td>(m-1)/2</td>
<td>(15m-19)/2</td>
</tr>
<tr>
<td>Cascaded Half-Bridge MLDCLI</td>
<td>(m-1)+4</td>
<td>(m-1)+4</td>
<td>(m-1)+4</td>
<td>-</td>
<td>-</td>
<td>(m-1)/2</td>
<td>(7(m-1)+24)/2</td>
</tr>
<tr>
<td>Diode Clamped MLDCLI</td>
<td>(m-1)+4</td>
<td>(m-1)+4</td>
<td>(m-1)+4</td>
<td>(m-3)</td>
<td>-</td>
<td>(m-1)/2</td>
<td>9(m+1)/2</td>
</tr>
<tr>
<td>Capacitor Clamped MLDCLI</td>
<td>(m-1)+4</td>
<td>(m-1)+4</td>
<td>(m-1)+4</td>
<td>-</td>
<td>(m-3)/2</td>
<td>(m-1)/2</td>
<td>(8m+14)/2</td>
</tr>
<tr>
<td>SPSMLDCLI</td>
<td>(3m-1)/2</td>
<td>(3m-1)/2</td>
<td>(3m-1)/2</td>
<td>1</td>
<td>-</td>
<td>(m-1)/2</td>
<td>(5m-1)</td>
</tr>
<tr>
<td>Proposed</td>
<td>(3m+1)/2</td>
<td>(3m+1)/2</td>
<td>(3m-1)/2</td>
<td>-</td>
<td>-</td>
<td>(m-1)/2</td>
<td>(5m-1)</td>
</tr>
</tbody>
</table>

3. PWM Strategy

The proposed topology is designed to produce Nine levels in the output voltage using well known sub-harmonic PWM strategy. For ‘m’ level proposed MLI, (m-1) triangular carriers of the same amplitude and frequency, are transposed vertically in phase or out of phase or 180° phase shifted between the carrier signals with each other. The PWM signals required to switch the devices are obtained from direct comparison between the triangular carriers ($V_{cr1}$, $V_{cr2}$, $V_{cr3}$ and $V_{cr4}$) and the modulating reference sine signal ($M \times \sin \omega t$) as depicted in Fig. 6. ‘M’ is the modulation index. Fig.7 illustrates the analog circuitry for implementing the PD(phase Disposition)-PWM for the Nine level output.
**4. Simulation Results**

For simulation, MATLAB-Simulink R2010a software is used. The simulation parameters are: $V_1=V_2=V_3=V_4=V_{dc}=75\,\text{V}$ each and the switching frequency is 2kHz. An inductive load is considered with values, $R=150\,\Omega$ and $L=100\,\text{mH}$. The Fig. 8 and Fig. 9 depict the output voltage waveform and its harmonic spectrum respectively for $M=1$. The inductive load current for the single phase Nine level Inverter is portrayed in Fig.10, and it traces a near sinusoidal shape due to the filtering action of the inductive load and the supportive carrier frequency. The representative gate pulses are depicted in Fig. 11 and Fig. 12.
5. Experimental Results

The experimental prototype for the proposed topology depicted in Fig. 13 is constituted using the power IGBT, BUP306D and tested for the same load specifications (used in simulation study) to validate the simulated performance. The PD-PWM is implemented in Xilinx Spartan 3E-500 FG320 FPGA board. The PD-PWM architecture is designed using the VHDL language. The functional simulation of the architecture is carried out using the tool Modelsim 6.3. The Xilinx ISE 13.2 synthesize tool is employed for the Register Transfer Level (RTL) verification and implementation. Then, the designed architecture is configured to the Xilinx Spartan 3E-500 FG320 FPGA device. The output voltage waveform, the harmonic spectrum and the load current waveform for nine levels output for similar specifications are shown in Fig. 14, Fig. 15 and Fig. 16 respectively. The experimental results arbitrate in par with the simulation results and highlight the practical applicability of the proposed MLI topology. Table 2 compares the key results of experimentation with the simulation. A close imitation of results in the hardware is evidenced. Subtle remission in the fundamental component is due to the forward device drops, which have not been included in the system level software (MATLAB)-based simulation study. Fig. 17 demonstrates the number of devices in the conduction path.
6. Conclusion

A new reduced component MLI using dual isolated voltage sources configured in half bridge structure has been developed. The topology has been extended for higher levels with relatively lesser number of power components compared with existing MLI topologies. The proposed topology has been restructured in asymmetrical configuration to pull out the desired number of voltage levels from the same number of voltage sources and bring out a higher quality output voltage spectrum. The consistent number of switches in each conduction sequence has been dragged to minimize conduction losses and hence, better efficiency. The MATLAB based simulation and the Xilinx Spartan 3E-500 FG320 FPGA supported testing results have also been provided to suit the proposed topology for renewable energy and solid state drive applications.

References