NEW ASYMMETRIC SEVEN LEVEL INVERTER WITH MINIMUM NUMBER OF VOLTAGE SOURCES AND SWITCHES

V. Thiyagarajan¹, P. Somasundaram²
1Assistant Professor, Department of EEE, SSN College of Engineering, Kalavakkam, Tamilnadu, India.
2Associate Professor, Department of EEE, CEG, Anna University, Chennai, Tamilnadu, India.
Email: thiyagarajanc@ssn.edu.in

Abstract: The main objective of this paper is to propose a new single phase asymmetrical type seven level inverter with minimum number of DC voltage sources and switches. The proposed multilevel inverter consists of two parallel diode-clamped circuits and one main part which generate positive levels of outputs and polarity changing part which helps to change the polarity of the output voltage. The proposed inverter consist of two DC voltage sources, three main switches and four switches of H-bridge inverter to generate seven level output. Different methods used to calculate the switching angles are presented and the simulation is performed using MATLAB/SIMULINK software to verify the function of the proposed inverter.

Key words: Seven level, inverter, Switching angle, Asymmetric, THD.

1. Introduction
In 1975, the concept of multilevel inverters is introduced which began with basic three-level converter topology [1]. The multilevel inverter synthesizes the staircase output voltage from the several independent DC voltage sources. It enables the use of renewable energy resources as inputs. The advantages of multilevel inverter includes low distortion, robustness, high power quality, low dv/dt stress, minimum switching losses, better electromagnetic interference and ease of control [2]. The conventional topologies of multilevel inverters are diode-clamped, flying capacitor and cascaded H-bridge inverters [2-6]. The multilevel inverter can be symmetric or asymmetric. If all the voltage sources are of same magnitude, then it is called as symmetric inverter. On other hand, if the voltage sources have different magnitude, then it is known as asymmetric inverter. The major drawback of the multilevel inverter is it requires greater number of power electronic switches and associated gate driver circuit to achieve higher output levels.

To overcome these drawbacks, many researchers has focused on developing new topologies of multilevel inverters, novel pulse-width modulation (PWM) techniques and improved control techniques to improve the performance. The major drawback of this inverter topology is it have different structure for even and odd number of DC voltage sources. Rodríguez et al presented the control and modulation methods for diode-clamped inverter, capacitor-clamped inverter, and cascaded multilevel inverter with separate DC sources [7]. Sirisukprasert S. et al [8] proposed a modulation technique for multilevel voltage source converters suitable for high-voltage power supplies and flexible ac transmission system devices. The switching devices of the main power stage switch only once per cycle for all modulation index. Babaei E. et. al. proposed the asymmetric multilevel inverter in Ref. [9]. This inverter have the capability to bypass or conduct the DC voltage sources separately to generate the desired voltage levels. A single and double source sub-multilevel inverter has been proposed in Ref. [10]. A single phase symmetrical type seven level inverter is proposed in [11]. But this inverter topology uses six switches and three DC voltage sources to produce seven level output voltage. Another multilevel inverter topology for inductor motor drive applications has been proposed in Ref. [12]. This inverter topology uses 9 switches and 3 voltage sources to generate seven level output during symmetrical mode of operation. Gnana Prakash et. al. proposed a multilevel inverter with reduced number of switches in Ref. [13]. The proposed method is suitable for a high power application and it built with three DC sources and six switches.

This paper proposes a new multilevel inverter with reduction in number of power electronic switches and DC sources. The proposed inverter produces seven level output voltage with minimum THD using seven switches and two DC sources. Section-2 describes the modes of operation of the proposed inverter. The different methods of calculating the switching angles are presented in section-3. The simulation results are discussed in Section-4. The conclusion are presented in section-5.

2. Proposed Multilevel Inverter
The proposed multilevel inverter is shown in Fig. 1.

![Fig. 1. Proposed topology of Multilevel Inverter](image-url)
The proposed inverter consists of two parts: (1) level creator part and (2) polarity changing part. The level creator unit consists of 2 DC voltage sources and 3 main switches. This level creator part helps to produce unidirectional output voltage with various voltage levels as 0, \( V_{dc} \), and \( 2V_{dc} \). The magnitude of each DC voltage source is different and hence it is known as an "Asymmetric inverter". The conventional H-bridge inverter acts as a polarity changing part which helps to convert the unidirectional output voltage of the level creator part into bidirectional output voltage. When the switches \( T_1 \) and \( T_2 \) are ON, positive levels of voltages are obtained. Similarly, negative levels of voltages are obtained when the switches \( T_3 \) and \( T_4 \) are ON.

The different modes of operation of the proposed multilevel inverter are shown in Fig. 2.

![Mode 1](image1)
![Mode 2](image2)
![Mode 3](image3)
![Mode 4](image4)

Fig. 2. Modes of operation

In mode-1, the switches \( S_2, T_1 \) and \( T_2 \) are ON and hence the voltage \( V_1 \) is obtained across the load. During mode-2, the switches \( S_1, T_1 \) and \( T_2 \) are ON and the voltage \( V_2 \) is obtained. The switches \( S_1, T_1 \) and \( T_2 \) are ON during the mode-3 operation and the voltage \( V_1 + V_2 \) is obtained. The mode-1, 2 and 3 are positive modes of operation where the voltages obtained are positive. The mode-4, 5 and 6 are negative modes of operation since the obtained voltages are negative. In mode-4, the switches \( S_2, T_3 \) and \( T_4 \) are ON and hence the voltage \(-V_1\) is obtained across the load. During mode-5, the switches \( S_1, T_3 \) and \( T_4 \) are ON and the voltage \(-V_2\) is obtained. The switches \( S_1, T_3 \) and \( T_4 \) are ON during the mode-6 operation and the voltage \(-(V_1 + V_2)\) is obtained.

The switching states of the proposed multilevel inverter is given in Table 1.

<table>
<thead>
<tr>
<th>S. No</th>
<th>( S_1 )</th>
<th>( S_2 )</th>
<th>( S_3 )</th>
<th>( T_1 )</th>
<th>( T_2 )</th>
<th>( T_3 )</th>
<th>( T_4 )</th>
<th>Voltage</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>( V_1 + V_2 = 3V_{dc} )</td>
</tr>
<tr>
<td>2</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>( V_2 = 2V_{dc} )</td>
</tr>
<tr>
<td>3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>( V_1 = V_{dc} )</td>
</tr>
<tr>
<td>4</td>
<td>x</td>
<td>x</td>
<td>x</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>5</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>( -V_1 = -V_{dc} )</td>
</tr>
<tr>
<td>6</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>( -V_2 = -2V_{dc} )</td>
</tr>
<tr>
<td>7</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>( -(V_1 + V_2) = -3V_{dc} )</td>
</tr>
</tbody>
</table>

Table 1: Switching states
The comparison of the output voltage levels with the number of DC voltage sources and the number of switches for different topologies of multilevel inverter are given in Table 2.

Table 2
Comparison of different Multilevel Inverters

<table>
<thead>
<tr>
<th>Inverter</th>
<th>Number of DC Sources</th>
<th>Number of Switches</th>
<th>Number of level</th>
</tr>
</thead>
<tbody>
<tr>
<td>Diode Clamped inverter</td>
<td>6</td>
<td>12</td>
<td>7</td>
</tr>
<tr>
<td>Flying Capacitor inverter</td>
<td>6</td>
<td>12</td>
<td>7</td>
</tr>
<tr>
<td>Cascaded H-bridge inverter</td>
<td>3</td>
<td>12</td>
<td>7</td>
</tr>
<tr>
<td>Ref. [1]</td>
<td>2</td>
<td>5</td>
<td>5</td>
</tr>
<tr>
<td>Ref. [12]</td>
<td>3</td>
<td>9</td>
<td>7</td>
</tr>
<tr>
<td>Ref. [13]</td>
<td>3</td>
<td>6</td>
<td>7</td>
</tr>
<tr>
<td>Proposed inverter</td>
<td>2</td>
<td>7</td>
<td>7</td>
</tr>
</tbody>
</table>

From the above table, it is clear that the proposed multilevel inverter uses minimum number of switches and DC voltage sources to achieve seven level output voltage.

3. Switching Angle Calculation

Switching angles has an important role in the reduction of total harmonic distortion (THD). There are 2(n-1) switching angles has to be determined for 'n' level inverter[14]. The switching angles corresponding to the period 0 to π/2 are called as main switching angles. An 'n' level inverter has (n-1)/2 main switching angles. It is enough to determine the (n-1)/2 main switching angles and the other switching angles are obtained from the main switching angles using the following relations [14]:

1. For period 0 to π/2
   = \( \theta_1, \theta_2, \ldots, \theta_{(n-1)/2} \).

2. For period π/2 to π
   = \( \theta_{(n+1)/2}, \ldots, \theta_{(n-1)/2} = (\pi - \theta_1, \ldots, \theta_{(n-1)/2}) \).

3. For period π to 3π/2
   = \( \theta_1, \ldots, \theta_{3(n-1)/2} = (\pi + \theta_1, \ldots, \theta_{(n-1)/2}) \).

4. For period 3π/2 to 2π
   = \( \theta_{3(n-1)/2}, \ldots, \theta_2, \theta_1 = (2\pi - \theta_1, \ldots, \theta_{(n-1)/2}) \).

The switching angles of n-level inverter is shown in Fig. 3. The different methods of calculating switching angles are given below:

Method - 1

\[
\theta_j = j \frac{180^0}{n} \quad \text{where,} \quad j = 1, 2, \ldots, \left(\frac{n-1}{2}\right)
\]

Method - 2

\[
\theta_j = j \frac{180^0}{n+1} \quad \text{where,} \quad j = 1, 2, \ldots, \left(\frac{n-1}{2}\right)
\]

Method - 3

\[
\theta_j = \frac{1}{2} \sin^{-1}\left(\frac{2j-1}{n}\right) \quad \text{where,} \quad j = 1, 2, \ldots, \left(\frac{n-1}{2}\right)
\]

Method - 4

\[
\theta_j = \sin^{-1}\left(\frac{2j-1}{n}\right) \quad \text{where,} \quad j = 1, 2, \ldots, \left(\frac{n-1}{2}\right)
\]

For the proposed multilevel inverter, there are three main switching angles and are determined using the above mentioned methods are given in Table 3.

Table 3
Switching Angles

<table>
<thead>
<tr>
<th>Angle</th>
<th>Main Switching Angles (in degree)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Method-1</td>
</tr>
<tr>
<td>( \theta_1 )</td>
<td>25.7143</td>
</tr>
<tr>
<td>( \theta_2 )</td>
<td>51.4286</td>
</tr>
<tr>
<td>( \theta_3 )</td>
<td>77.1429</td>
</tr>
</tbody>
</table>

Fig. 3. Output Voltage with switching angles of 'n' level inverter
The switching pulses generated using the different methods are shown in Fig. 4.

Fig. 4. Gate pulses generated using (a) Method - 1 (b) Method - 2 (c) Method - 3 and (d) Method - 4.

4. Simulation Results

The simulation results are presented in this section. The different voltage sources have values $V_1 = V_{dc} = 10V$ and $V_2 = 2V_{dc} = 20V$. The maximum output voltage obtained is 30V (i.e. $V_1 + V_2$). The output voltage of the proposed seven level inverter for different methods are shown in Fig. 5. The output voltage has 7 levels (i.e., 3 positive, 3 negative and 1 zero).

Fig. 5. Output Voltage (a) Method - 1 (b) Method - 2 (c) Method - 3 and (d) Method - 4.

The FFT analysis of the output voltage of the proposed seven level inverter for different methods are shown in Fig. 6. The result shows that the method - 4 gives the output voltage similar to the sinusoidal output with minimum THD of 12.17% corresponding to the fundamental output voltage of 30.64 V.
The above table shows that the proposed seven level inverter achieves minimum THD and higher output level with minimum number of voltage sources and switches.

Table 5 shows the comparison of the THD of the output voltage waveform with the available references.

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Method - 1</td>
<td>31.23</td>
<td>17.76</td>
<td>17.27</td>
<td>12.17</td>
</tr>
</tbody>
</table>

The above table shows that the proposed seven level inverter achieves minimum THD as compared with the references.

5. Hardware setup

This hardware setup of the proposed seven level inverter is shown in Fig. 7.

The gate pulses are generated using PIC16F87XA. The operating frequency of PIC16F87XA is 20 MHz. The output of the inverter is observed using CRO. The experimental results justify the simulated response and the practical feasibility of the proposed seven level inverter topology for use in the field.

6. Conclusion

This paper proposed a new topology of seven level inverter with minimum number of components. The proposed inverter achieves seven level output voltage with 2 DC voltage sources, 3 main switches and 4 H-bridge switches. Each voltage sources have different voltage magnitudes. The four methods of calculating the switching angles are presented. A comparison of the proposed inverter topology with other existing topologies is presented in this paper. The performance of the proposed inverter is analysed.
using MATLAB software and the result exhibit
the good performance and feasibility of the
proposed inverter. The result shows that
maximum voltage obtained is 3Vdc =30 V and the
method - 4 achieves minimum THD of the output
voltage waveform.

References


Blaabjerg, F.: Voltage sharing converter to supply
single-phase asymmetric four-level diode clamped
inverter with high power factor loads. In: IEEE

[3] Khazraei, M., Sepahvand, H., Corzine, K. A. and
Ferdowsi, M.: Active Capacitor Voltage Balancing
in Single-Phase Floating-Capacitor Multilevel
Power Converters. In: IEEE Transactions on
Industrial Electronics, vol. 59, no. 2, pp. 769-778,

[4] Rodríguez, J., Bernet, S., Steimer, P. and Lizama,
L.: A survey on natural point clamped inverters. In:

of an asymmetric modulation methods
for cascaded multilevel inverters. In: IET Power

Alizadeh Pahlavani, M. R.: Cascaded multilevel
inverter using sub-multilevel cells. In: Electr.

Peng: Multilevel Inverters: A Survey Topologies,
Controls, and Applications. In: Proceedings of the
IEEE Transactions on Industrial Electronics, July

harmonic reduction with a wide range of
modulation indices for multilevel converters. In:
Proceedings of the IEEE Transactions on
Industrial Electronics, Aug 2002, vol. 49, no. 4,
pp.875 – 881.

[9] Babaei, E., Kangarlu, M. F. and Mazgar, F.N:
Symmetric and asymmetric multilevel inverter
topologies with reduced switching devices. In:
Electric Power Systems Research, Vol.86, pp122–
130, 2012.

New Symmetric Multilevel Inverter Topology
Using Single and Double Source Sub-Multilevel
15, No. 1, pp. 96-105, January 2015.

T.S.: Investigations on Inverted Sine PWM
Strategies for Symmetric Multilevel Inverter. In:
Journal of Electrical Engineering, Vol. 16, No. 3,

[12] Prasadarao V. S., and Malligunta Kirankumar.: Simulation of a Novel Multilevel Inverter Topology
for Induction Motor Drive Applications. In:
Journal of Electrical Engineering, Vol. 15, No. 1,

S.: A New Multilevel Inverter with Reduced
Number of Switches. In: International Journal of
60-70, 2014.

In: CRC Press LLC, 2013.. ISBN: 978-1-4665-
1138-5.