SINGLE DC SOURCE-BASED MULTILEVEL CONVERTER TOPOLOGY WITH REDUCED POWER SWITCHES AND CONDUCTION LOSSES

Lakshmi KHANDAN K1, Andy SRINIVASAN2, Mohd.Ali JAGABAR SATHK3
1 Electrical and Electronics Engineering, Adhiparasakthi College of Engineering,Kalavai,Vellore, Tamilnadu,India
Tel:+91 9894904203,Email: phdlakshmikandan@gmail.com
2 Electrical and Electronics Engineering ,Valliammai Engineering College, Chennai, Tamilnadu, India
Email: itsriri@yahoo.co.in
3Electrical and Electronics Engineering, SRM University, Tamil Nadu India
Tel:+91 9500525422 Email: jagabarsathik@gmail.com

Abstract: Nowadays multilevel inverter with reduced switch count is more attractive among the researchers due to the unsuitability of the conventional multilevel inverter where the installation space is constrained. In this category, the marine ship board has limited installation space. In this paper, a new multilevel inverter with reduced power electronics components with improved conduction loss is proposed. The proposed topology is compared with conventional and recent multilevel inverter topologies in terms of the number of levels, auxiliary diode, gate driver circuits, and blocking voltage of switches. The performance of proposed multilevel inverter is measured by using simulation software MATLAB/Simulink, and laboratory workbench-based experimental test has been conducted. Finally, the comparison between the simulation output and experimental result is discussed to prove the superiority of proposed topology.

Key Words: Multilevel Inverter, Total Harmonic Distortion, Shipboard, Symmetric topology

Introduction

Renewable energy source applications are widely used in all the industries including marine, automobile, traction, and the utility grid. Various renewable energy source applications are available such as photovoltaic (PV) system, wind energy, hydro energy, fuel cell (FC), and biomass. The overview of marine electrical system network is shown in Figure 1. The power converters are playing a major role to control the drive system, communication system, and lighting applications. The electrical system with a combination of ship services and propulsion has significantly reduced the cost and increased the flexibility [1]. Instead of single blocks for each electrical control unit, the power electronics building block (PEBB) contains all together in a single unit, which leads to reduction in the weight, size, and cost of the system [2].

Both DC and AC power converters are used with PWM techniques, which minimizes the harmonics and filter size, but the switching losses are high [3]. Power quality is a major issue among others such as abnormal voltage, frequency variations, harmonics, and transients in a shipboard power plant, which is addressed in [4]. The battery-based shipboard is environmental free, but the size of battery bank will increase the cost of the system. The hybrid energy sources like diesel, photovoltaic, and fuel cell are in conjunction with battery to operate the small- to medium-sized shipboards [5]. Photovoltaic-powered shipboard and issues related to the electrical network are addressed in [6]. A hybrid power system based on PV/FC/diesel generator system is proposed and modeled for green energy and compared with conventional shipboard electrical power generation [7]. The multilevel converters have advantages such as low dv/dt stress, low total...
harmonic distortion, low electromagnetic interference (EMI), and several multilevel converters for shipboard, and the technical challenges of high-power marine system related to power converter topology are source side power quality and switching device limitations [8]. The conventional multilevel inverter topologies are (i) cascaded H-bridge (CHB), (ii) neutral point clamp (NPC), and (iii) flying capacitor (FC). The drawback of the two-level inverter in shipboards is the design of LC filters for line side, high-power semiconductor devices, high switching frequency, and high common voltage problem [9]. In [10], the suitability of conventional multilevel converter in various applications in shipboard is discussed.

The flying capacitor multilevel converter drive induction motor in shipboard is presented in [11], and this offers better dynamic performance and easy modulation scheme [12]. Even though the conventional multilevel converters have numerous advantages, the unique disadvantage of conventional topologies is used in a higher number of switches. Several new multilevel inverter topologies with reduced switches are presented in [13-16]. A diode-based novel multilevel inverter topology with reduced power electronics components are addressed in [13], and the switches with the series connection of diode are presented. The single dc source with multiple dc-link capacitors and bidirectional switches are used to minimize the number of switches in [14]. The unidirectional switch with the parallel connected diode is presented in [15], and also to reduce the high blocking voltage, full bridge inverter is hybrid with proposed topology. Several basic units are connected in cascade for both symmetric and asymmetric configurations as presented in [16] to produce stepped output voltage at the load. In [17], it is proposed for seven levels with reduced switches, but this topology is limited to seven levels if the number of level increases the required number of switch, and power diode also increases with increasing switching pattern complexity. New asymmetrical multilevel converter topology is presented in [18], and also, cascaded topology of proposed converter is discussed. Other than these topologies, several multilevel converters are presented in [19-20]. However, these topologies have unique pros and cons as follows:

(i) Single DC source (non-isolated DC source) with multiple dc-link capacitors
(ii) Bidirectional switches
(iii) Low On-state switches
(iv) Suitable for PV and wind applications
(v) Not equal power sharing
(iv) Various voltage rating switches

However, these topologies require more power semiconductor devices like IGBTs or MOSFET and power diode. In order to minimize the power semiconductor components, in this paper is proposed a novel multilevel converter topology. The following sections are constructed as (i) proposed topology, (ii) mathematical modeling of proposed topology is presented, (iii) various losses associated with proposed multilevel inverter are discussed, (iv) proposed topology with comparison of recent topologies is graphed to show the required number of switches and blocking voltage, (v) to prove the authority of proposed topology, a simulation and experimental-based results are presented, and (vi) finally, the superiority of proposed topology and suitable applications are stated.

**Proposed Topology**

In this section, the construction of proposed symmetric topology with a number of power electronics components is discussed. Figure 1 illustrates the IGBT with the series connection of a diode and without anti-parallel diode switch. Without anti-parallel diode, the switch does not provide a freewheeling path to the current, which introduces a spike at the load, but some topologies are designed as a switch with the series connection of diode that also does not provide freewheeling path except neutral point clamp because of neutral mid-point. Most of the topologies require IGBT with anti-parallel diode, but the topologies shown in Figure 2 use IGBT with anti-parallel diode and series connection of diode. The switched diode multilevel inverter topology also does not provide freewheeling path because unidirectional switches are connected in series with IGBTs.

![Figure 2](image-url)

Figure 2 (a) Switch with anti-parallel diode and series connected diode and (b) switch without anti-parallel diode used in proposed topology
In Figure 3, different basic unit of the multilevel inverter is used in [13],[15-16]. The proposed topology is recommended to use without anti-parallel diode because the conduction losses across the diodes will be reduced double time than [13-16]. In [13], the diodes are placed between the two capacitors and connected with switches. When the switches are turned, the corresponding capacitor voltage will occur at the load and current flow through the diode and switch to the load. The topologies consist of “N” number of dc sources with parallel connected diode except for the first dc source in [15].

These topologies are configured for both symmetric and asymmetric configurations. The proposed topology is only suitable for symmetric configuration, so the symmetric configuration of other topologies is only considered in this paper. Here it is worth to mention that proposed topology requires less number of power electronics components than other topologies. The proposed converter uses a lower number of switches to obtain a higher number of levels, and this topology is divided into two parts (i) level producer part and (ii) alternator part. The level producer part consists of single dc source \( V_{in} \) with several dc-link capacitors \( (C_1, C_2 \ldots C_n) \) connected to switches without freewheeling diode \( (S_1, S_2 \ldots S_n) \) in between, and these switches are directly connected with an auxiliary switch (AS) as shown in Figure 4. The auxiliary switch (AS) consists of the anti-parallel diode to provide the continuous current path in zero states. The generalized switching sequence for “m” number of levels is listed in Table 1, and the sequence is presented for “2N+1” levels.

This proposed multilevel inverter is called as multiple DC-link capacitor-based multilevel inverter (MDCC MLI) topology. The \( V_{in} \) value is equally divided into each capacitor such as \( V_{in}/N \), where \( N \) is the number of capacitors. Each dc-link source magnitude is equal since this topology is only suitable for symmetric configuration. The nature of a capacitor will not maintain the equal voltage among the each capacitor, so the voltage balancing circuit is required [21] for proposed topology.
Alternator part requires four switches (H₂-H₅) that are capable of high blocking voltage to produce synthesized stepped positive and negative output voltages \((0, \pm C_1, \pm C_2, \ldots \pm C_n)\) at the load.

The \(C_n\) capacitor is connected to the load through switch \(H_5\) remaining in all the capacitors that are connected through \(AS\) and switches \((S_1-S_n)\). The number of output voltage levels \(N_{\text{Level}}\), number of IGBTs with anti-parallel diode \(N_{\text{IGBT, D}}\), number of IGBTs without anti-parallel diode \(N_{\text{IGBT}}\), number of gate drive circuits \(N_{\text{Gate}}\), and total blocking voltage of proposed inverter are discussed as follows:

1. The number of levels based on the dc-link capacitor is expressed in equation (1)

\[
N_{\text{Level}} = 2N + 1
\]  

2. Number of IGBTs with and without diode can be calculated by using equations (2) & (3)

\[
N_{\text{IGBT}} = N - 1 \quad \text{(2)}
\]
\[
N_{\text{IGBT, D}} = 6 \quad \text{(3)}
\]

3. The total number of IGBTs is considered as switches and can be evaluated as follows:

\[
N_{\text{switch}} = N + 5 \quad \text{(4)}
\]

4. The required number of gate driver circuits and total blocking voltage are expressed in equations (5) & (6)

\[
N_{\text{Gate}} = N + 5 \quad \text{(5)}
\]
\[
T_{\text{Block}} = V_{\text{dc}} * (P + 2N) \quad \text{(6)}
\]

where \(P = 3N^2/4\) for even number of \(N\)

The comparison of proposed and conventional H-bridge multilevel inverters for symmetric configuration is listed in Table 2. Comparison of the number of switches, state switches, blocking voltage, and gate driver circuits is presented. It is evident that proposed topology uses a lower number of switches for a higher number of level.
Modeling of Proposed Multilevel Inverter

A state space mathematical model representation of any system comprises a set of input, output, and state variables. The state space model is a more flexible and convenient method to model and analyze systems with “n” number of inputs and outputs. Consider $S_1, S_2, S_3, \ldots, S_n$ and $H_x$ be the signals for each level of output to the 9-level inverter. A simplified model and equivalent circuit of the proposed multilevel inverter is represented in Figure 5. The Figure 5a, $S_1, S_2, S_3, \ldots, S_n$ are switched with internal resistance ($R_{sw}$), the $V_{dc}$ level generator output voltage, which is positive output cycle. In Figure 5b, the $H_x$ and $R_{sw}$ are the full-bridge switch and resistance and $L$ and $R_L$ are load inductance and resistance.

Let

$$B = \begin{cases} 1 & \text{for positive half cycle} \\ -1 & \text{for negative half cycle} \end{cases}$$

The variable “F” is the realization of the full bridge in the proposed topology; the $S_x$ and $R_{sw}$ are switch and switch resistance, respectively. Therefore, the net output $V_L$ from the m-level inverter is given by:

$$V_L = \left[ \begin{array}{c} B_1F \\ B_2F \\ B_3F \\ B_4F \end{array} \right] \left[ \begin{array}{c} V_{dc} \end{array} \right]$$

(8)

where $V_{dc}$ is the magnitude sum of each dc source and $B_1$ to $B_4$ is the comparator output signal (binary output). By applying KVL to the circuit:

$$V_L = R_{sw}i_L(t) + R_Li_L(t) + \frac{di_L(t)}{dt}$$

(9)

where $R_L = R + R_{ind}$ and $R$, $R_{ind}$, $R_{sw}$, and $L$ are the total load resistance in ohms, the load resistance in ohms, the internal resistance of a load inductor in ohms, the ON-state resistance of the total conducting IGBTs in each level, and the load inductance in mH, respectively. In this topology, in each level, the number of conducting components is the same.

$$\frac{di_L(t)}{dt} = \left[ \begin{array}{ccc} B_1F & B_2F & B_3F & B_4F \end{array} \right] \left[ \begin{array}{c} V_{dc} \\ -(R_{sw} + R_L) \dot{i}_L(t) \end{array} \right]$$

(10)

Let the state variable be the current through the inductor $x=i_L(t)$ and input variable $u=V_L$:

$$\frac{di_L(t)}{dt} = \frac{\left[ \begin{array}{ccc} B_1F & B_2F & B_3F & B_4F \end{array} \right]}{L} \left[ \begin{array}{c} V_{dc} \\ -(R_{sw} + R_L) \dot{i}_L(t) \end{array} \right]$$

(11)

where $x = \frac{di_L(t)}{dt}$;

$$A = \left[ \begin{array}{ccc} B_1F & B_2F & B_3F & B_4F \end{array} \right]^T$$

$$B = -(R_{sw} + R_L)$$

Similarly, the voltage across the load is given by the expression:

$$V_{out} = R_Li_L(t) + L\frac{di_L(t)}{dt}$$

(12)
where \( y = V_{\text{out}} \); \( C = (R_L + \frac{L}{dt}) \); and \( D = 0 \)

In general, the state space switched model of the proposed topology is given by:

\[
\frac{d_i(t)}{dt} = [A] [B_iF \cdots B_kF]^T [V_{dc}] - (R_{sw} + R_L) \beta_i(t)
\]

(13)

Where the dimension of \([A]=1 \times (N_{\text{level}} -1)/2\), \( k \) varies from 1 to \((N_{\text{level}} -1)/2\), \( V_{dc} \) is the magnitude of each dc source, and \( i_k(t) \) is the current through the inductor. The generalized state space switched model is explained in equation (13), and it is applicable for proposed asymmetric topology with any number of levels. The various operating modes of proposed topology for nine-level inverter is illustrated in Figure.6. In this, the switches \( S_1, \ldots, S_n \) will be turned ON and OFF one time for each half cycle with auxiliary switch and full bridge switches either \((H_1,H_2)\) or \((H_2,H_3)\) pair. The positive cycle and negative cycle of current flow are indicated in red and blue colors, respectively.

**Loss In Proposed MDCC MLI**

The switching and conduction losses [13] are a major loss in the multilevel converter, and also the proposed topology consists of multiple dc-link capacitors, so the loss of capacitors is also taken into account.

A. Loss in Switch Conduction Mode

(i) Conduction Loss

The duration of ON period of switches is taken into account, and the voltage drop across the switch during on period is based on the semiconductor used in the switch, and this is available from manufacturer datasheet. Conduction losses are calculated for both IGBTs \((P_{\text{C,CT}})\) and anti-parallel diode \((P_{\text{C,D}})\) as in equation (14). It is evident that proposed topology produces low conduction loss because it does not require anti-parallel diode-based switches except six switches. The resistance on the semiconductor and voltage drop is multiplied with current through the switches as given in expressions (15) and (16).

\[
P_{\text{C}} = P_{\text{C,CT}} + P_{\text{C,D}}
\]

(14)

\[
P_{\text{C,CT}} = [V_{\text{on,T}}(t) + R_T \beta(t)] I(t)
\]

(15)

\[
P_{\text{C,D}} = [V_{\text{on,D}}(t) + R_D \beta(t)] I(t)
\]

(16)

\( \beta \) is the constant specification-related transistor, and it is available from manufacturer datasheet, \( V_{\text{on,T}} \) and \( V_{\text{on,D}} \) are the constant parameters, on state voltage of transistor and diode, respectively. The advantage of proposed topology is low conduction losses because the switches \( S_1 \ldots S_n \) do not have the anti-parallel diode. The comparison of conduction loss and other topologies is illustrated in the graph as shown in Figure.7.

(ii). Switching Loss

The expression for energy loss during the turn on \((E_{\text{ON}})\) and turn off \((E_{\text{OFF}})\) of switches is:

\[
E_{\text{OFF}} = \frac{V_{\text{off}} I_{\text{off}}}{6}
\]

(17)

\[
E_{\text{ON}} = \frac{V_{\text{on}} I_{\text{on}}}{6}
\]

(18)

where \( t_{\text{on}} \) and \( t_{\text{off}} \) are on and off state time of switches, \( V_{\text{on}} \) is voltage across the switches in off state.

\[
P_{\text{SW}} = 2f (E_{\text{ON}} + E_{\text{OFF}})
\]

(19)

The above equations (17) and (18) give energy losses for one switch, and the resultant equation (19) gives switching loss of single switch, in order to calculate the switching losses for all the switches presented in multilevel inverter of the equation (20) used.

\[
P_{\text{SW}} = 2f \sum_{i=1}^{n} (E_{\text{ON},i} + E_{\text{OFF},i})
\]

(20)

Where \( n \) is the last switch of the proposed multilevel inverter.

However, both conduction and switching losses depend on the voltage and current ratings of switches, but in recent topologies, the voltage rating of switches is variable and current is equal in all the switches. The voltage ratings of switches are chosen based on the blocking voltage across the switches. In this paper, the switching losses are not provided because the proposed topology requires a minimum number of switches and operates under fundamental switching modulation techniques. The proposed topology uses a low number of switches compared...
to topologies [13-16]. Figure 8 depicts the switching loss of proposed topology against a number of levels. The energy loss during turn on and turn off is directly proportional to the blocking voltage from this, if the blocking voltage increases, the switching loss also increases. Conventional CHB has low blocking voltage compared to proposed topology and [13-14].

B. Capacitor loss

In power electronics, circuit’s most common failure components is a dc-link capacitor, which has losses based on heat dissipation and reduces the reliability of the system. The major capacitor losses are due to voltage stress, excessive operating voltage, reverse voltage, and excessive ripple current. These factors are an influence to increase dissipation factors of the capacitors as presented in [22], and capacitor design is considered based on reliability, and life time capacitor is based on their applications [23]. In this paper, the capacitor losses are not considered because all the topologies require same number of DC-link capacitors in input side.

\[
\tan \delta = \frac{R}{1/\omega C} = \omega CR
\]

\[
\omega = 2\pi f, \pi – Circular \ Constant, f - Frequency
\]

R- Equivalent series resistance of capacitor

The total power losses in proposed topology is

\[
P_{LOSS} = P_{C} + P_{SW} + P_{CAP}
\]

Figure 9 illustrates the comparison of total power loss excluding the capacitor loss because the capacitor loss in all the topology is same. In general, the switching loss value is lower than the conduction loss. In this, CHB has high conduction loss due to large number of on time switches and diode. The proposed topology may produce high switching loss, but the conduction loss is low, which further reduces the total power loss.

Comparison with Other Topologies

(a) Required Number of Switches

(b) Required Number of Power Semiconductor Devices

The superiority of proposed topology can be proved by comparing the topologies [13-16] and CHB; the number of switches and number of level is shown in Figure 10. The topologies [13],[15] and [16] use a low number of switches because the dc source is connected with series of IGBT and parallel/series to the diode. The conventional CHB presented in [14] requires a higher number of switches than the proposed.
Another important parameter related to reliability is a total number of devices used in the circuit. Figure 11 illustrates the total number of devices against a number of levels. This proposed topology requires a minimum number of devices (IGBT and power diode) compared to all other devices. As the number of devices increases, the reliability of the inverter will be degraded. Table 3 presents the detailed components required for a 9-level inverter with each topology.

<table>
<thead>
<tr>
<th>S.No</th>
<th>Description</th>
<th>Proposed</th>
<th>[13]</th>
<th>[14]</th>
<th>[15]</th>
<th>[16]</th>
<th>CHB</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.</td>
<td>Number of switches</td>
<td>9</td>
<td>8</td>
<td>10</td>
<td>7</td>
<td>7</td>
<td>16</td>
</tr>
<tr>
<td>2.</td>
<td>Anti-parallel diode</td>
<td>6</td>
<td>8</td>
<td>10</td>
<td>7</td>
<td>7</td>
<td>16</td>
</tr>
<tr>
<td>3.</td>
<td>Number of Diode</td>
<td>-</td>
<td>3</td>
<td>-</td>
<td>3</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td></td>
<td>Total Number of Components</td>
<td>15</td>
<td>19</td>
<td>20</td>
<td>17</td>
<td>17</td>
<td>32</td>
</tr>
</tbody>
</table>

The topologies [15-16] and proposed topology require a minimum number of power electronics components such as number dc-link capacitor, power diode, and switches. In general, the conduction loss value is higher than the switching loss; here it is worth to mention that proposed topology requires a minimum conduction loss compared to [15-16]. To reduce the switching loss, various modulation techniques are proposed [24], but for conduction loss, the semiconductor device has to change or reduce the components, hereby reducing the components by achieving the low conduction losses.

(c)Total Blocking Voltage
The withstanding voltage across the switches will be varying to each structure of multilevel inverter topology.

The total blocking voltage is the sum of voltage across all the switches that are taken into account; the topologies presented in [15-16] use an isolated dc source in which switch’s blocking voltage is equal to each dc sources connected with them, but in the case proposed, [13-14] structures are developed based on single dc sources as shown in Figure 12. This will increase the blocking voltage across the switches. However, the proposed topology uses a lower number of power semiconductor devices and low conduction losses.

**Simulation and Experimental Results**

To verify the performance of proposed topology, the simulation and experimental results are presented for a 9-level inverter. The fundamental switching
(50Hz) method called nearest level modulation (NLM) technique as illustrated in Figure.13 is used in both simulation and hardware. NLM technique has low switching frequency which produces low switching loss compared to carrier-based modulation techniques. The output voltage frequency is 50Hz, and all DC/AC power converters paid more attention to the total harmonics distortion (THD). The THD equation for the sinusoidal waveform is expressed in equation (23).

\[
\text{THD} = \sqrt{\frac{1}{N_{\text{Level}}} \sum_{h=3,5,7,\ldots} \left( \frac{V_{\text{rms}}(h)}{V_{\text{o1}}} \right)^2} - 1 \tag{23}
\]

In equation (23), \( h \) (odd order of the harmonic) = 3, 5, 7, \ldots and \( V_{\text{o1}} \) fundamental of the output voltage. \( V_{\text{rms}} \) order harmonic. \( V_{\text{o1}, \text{rms}} \) is the rms value of the output voltage. The magnitude of the \( V_{\text{o1}} \) and \( V_{\text{o1}, \text{rms}} \) can be calculated using the following relations:

\[
V_{\text{rms}}(h) = \frac{2\sqrt{2}V_{\text{pk}}}{\pi} \left( \frac{N_{\text{Level}}}{h} \right)^{1/2} \sum_{j=1}^{N_{\text{Level}}} \cos(h\theta_j) \tag{24}
\]

\[
V_{\text{o1}} = \frac{2\sqrt{2}V_{\text{pk}}}{\pi} \left( \frac{N_{\text{Level}}}{h} \right) \sum_{j=1}^{N_{\text{Level}}} \cos(h\theta_j) \tag{25}
\]

where the values of \( \theta_1, \theta_2, \ldots, \theta_{N_{\text{Level}}} \) are switching angles and are calculated by the following equation:

\[
\theta_j = \sin^{-1} \left( \frac{1-0.5}{N_{\text{Level}}} \right) = j=1,2,3,\ldots,N_{\text{Level}} \tag{26}
\]

Eqs. (24), (25), and (26) confirm that output voltage THD depends on a number of output levels and switching angle. The simulated proposed 9-level inverter output voltage and current waveform are shown in figures 14a and b, respectively. The voltage across each dc-link capacitor is 20V. The simulation output voltage THD is 9.11% and current THD is 6.39% for \( R=100\Omega \) and \( L=12\text{mH} \), respectively. The current THD depends on the load value if highly inductive, the inductive will act as a low-pass filter and produce a sinusoidal waveform. The experimental output voltage and current waveform are shown in Figure.15. In this, IGBT BUP400D switches, maximum \( V_{\text{ce}} \) of 600V, and maximum current \( I_{\text{c}} \) of 22A are used. The required number of switches for the 9-level inverter is 9 switches with 9 gate driver circuits. In simulation and experimental, the input voltage and load R-L values are kept as same. It is observed that both simulation and experimental have a good agreement in terms of THD and output values. By keeping the modulation index as 80%, the output voltage level across the load is reduced to 7 levels, and 50% of modulation index produces a 5-level output voltage at the load as shown in Figure.16. The experimental results of voltage and current RMS value, total harmonics distortion for both voltage and current are presented in Figure.16. The THD value of both voltage and current are 10.034% and 7.083%, respectively, which is in good agreement with simulation value. The theoretical value of RMS voltage for peak value of 80V is 56.56 V, in
Simulation results 58.67, but in experimental 58.2 V, which is once again confirming that proposed topology has good agreement with simulation and produces better results.

The FPGA controller is used to generate the switching pulses, the output of controller is fed to the isolation circuit (optocoupler) and driver circuit to enhance the driving. The photograph of the experimental setup is shown in Figure 18 with the digital storage oscilloscope is presented and the experimental voltage and current waveforms are presented. In this FPGA Spartan, the XE3S250E controller is used to generate the switching pulses for the 9-level inverter. The efficiency of proposed topology is listed in Table 4.

**Conclusion and Future Scope of Work**

In this study, a new single dc source with multiple dc-link capacitors based on symmetric multilevel inverter structure is developed. The anti-parallel diode and without diode-based switches are used, which minimizes the conduction losses. The proposed topology produces low power loss compared to other topologies for the same number of output voltage levels and it requires lower number of the power semiconductor devices, which leads to reduction in layout size, simple switching pattern, and high efficiency. Total blocking voltage of proposed topology is equal to [13-14], but higher than the CHB. Hence, the performance and efficiency of the proposed 9-level inverter are verified by both simulation and experimental results. It is evident that the proposed topology is more suitable for shipboard applications because single dc source can be used to drive the shipboard propulsion motor. The full-bridge inverter switches should withstand the maximum voltage, which increases the cost, and in order to reduce the maximum blocking voltage, cascaded structure is recommended, and this is considered as a future scope of work.

**References**


